

CLAIMS

WHAT IS CLAIMED:

1	1.	A dual mode built-in self-test controller, comprising:
2	a lo	ogic built-in self-test domain, including:
3		a logic built-in self-test engine capable of executing a logic built-in self-test;
4		and
5		a logic built-in self-test signature generated by an execution of the logic built-
6		in self-test; and
7	a m	nemory built-in self-test domain, including:
8		a memory built-in self-test engine capable of executing a memory built-in self-
9		test.
	2.	The dual mode built-in self-test controller of claim 1, wherein the logic built-
<u>ን.</u> ! ጠ		engine comprises:
<u> </u>		ogic built-in self-test state machine; and
4	a p	attern generator capable of generating a scan pattern for use in a state of the logic
\$ <u>L≟</u>		built-in self-test state machine.
	3.	The dual mode built-in self-test controller of claim 2, wherein the logic built-
<u>.</u>	in self-test	state machine further comprises:
<u>3</u> ⊥	a re	eset state entered upon receipt of an external reset signal;
4	an i	initiate state entered from the reset state upon receipt of a logic built-in self-test run
5		signal;
6	a so	can state entered from the initiate state upon the initialization of components and
7		signals in the logic built-in self-test domain in the initiate state;
8	a st	tep state entered into from the scan state and from which the scan state is entered
9		unless the content of the pattern generator equals a predetermined vector
10		count; and
11	a d	one state entered into from the step state when the content of the pattern generator
12		equals the predetermined vector count.
1	4.	The dual mode built-in self-test controller of claim 2, wherein the pattern
2	generator o	comprises a linear feedback shift register seeded with a primitive polynomial.

1	5.	The dual mode built-in self-test controller of claim 2, wherein the logic built-				
2	in self-test signature includes at least one of:					
3	a bit	indicating an error condition arose; and				
4	a bit	a bit indicating whether the stored results are from a previous logic built-in self-test				
5		run.				
1	6.	The dual mode built-in self-test controller of claim 1, wherein the memory				
2	built-in self-test domain further comprises a memory built-in self-test signature generated					
3	an execution of the memory built-in self-test.					
1	7.	The dual mode built-in self-test controller of claim 6, wherein the memory				
2	built-in self-	test signature includes the results of at least one paranoid check.				
<u> </u>	8.	The dual mode built-in self-test controller of claim 6, wherein the memory				
<u> </u>	built-in self	test signature includes a bit indicating whether a memory built-in self-test is				
	done.					
i I	9.	The dual mode built-in self-test controller of claim 1, wherein the memory				
<u>±</u> 2	built-in self-	test engine comprises:				
<u>→</u> _3	a me	mory built-in self-test state machine; and				
Ha ni	a nes	sted memory built-in self-test engine operating the memory built-in self-test state				
: 		machine.				
1	10.	The dual mode built-in self-test controller of claim 9, wherein the memory				
2	built-in self-	test state machine comprises				
3	a res	et state entered upon receipt of an external reset signal;				
4	an in	itiate state entered from the reset state upon receipt of at least one of a memory				
5	•	built-in self-test run signal and a memory built-in self-test select signal;				
6	a flu	sh state entered from the initiate state upon the initialization of components and				
7		signals in the memory built-in self-test domain in the initiate state;				
8	a tes	t state entered into from the flush state upon completing a flush of a plurality of				
9		memory components to a known state; and				
10	a dor	ne state entered into upon completing the test of each of the memory components				
11		in the memory built-in self-test.				

2

3

4

5

1

2

3

i

2

3

2

3

4

- 11. The dual mode built-in self-test controller of claim 1, wherein the memory built-in self-test engine comprises: a plurality of alternative memory built-in self-test state machines; and a nested memory built-in self-test engine operating a predetermined one of the memory built-in self-test state machines. The dual mode built-in self-test controller of claim 11, wherein each of the 12. memory built-in self-test engines comprises: a reset state entered upon receipt of an external reset signal; an initiate state entered from the reset state upon receipt of at least one of a memory built-in self-test run signal and a memory built-in self-test select signal; a flush state entered from the initiate state upon the initialization of components and signals in the memory built-in self-test domain in the initiate state; a test state entered into from the flush state upon completing a flush of a plurality of memory components to a known state; and a done state entered into upon completing the test of each of the memory components in the memory built-in self-test. A dual mode built-in self-test controller, comprising: 13. a logic built-in self-test domain, including: means for executing a logic built-in self-test; and means for storing the results of a logic built-in self-test generated by an
 - execution of the logic built-in self-test; and
 a memory built-in self-test domain, including:
 means for executing a memory built-in self-test.
 - 14. The dual mode built-in self-test controller of claim 13, wherein the logic executing means comprises:
 - a logic built-in self-test state machine; and
 - a pattern generator capable of generating a scan pattern for use in a state of the logic built-in self-test state machine.
 - 15. The dual mode built-in self-test controller of claim 13, wherein the memory built-in self-test domain further comprises a means for storing the results of a memory built-in self-test by an execution of the memory built-in self-test.

16.

2	executing means comprises:			
3	a memory built-in self-test state machine; and			
4	a nested memory built-in self-test engine operating the memory built-in self-test state			
5	machine.			
1	17. The dual mode built-in self-test controller of claim 13, wherein the memory			
2	executing means comprises:			
3	a plurality of alternative memory built-in self-test state machines; and			
4	a nested memory built-in self-test engine operating a predetermined one of the			
5	memory built-in self-test state machines.			
l _C	18. An integrated circuit device, comprising:			
	a plurality of memory components;			
3 ***	a logic core;			
П 1п	a testing interface; and			
J	a dual mode built-in self-test controller controlled through the testing interface,			
- 	comprising:			
	a logic built-in self-test domain, including:			
8	a logic built-in self-test engine capable of executing a logic built-in			
[년 9급	self-test on the logic core; and			
0	a logic built-in self-test signature generated by an execution of the			
1	logic built-in self-test; and			
2	a memory built-in self-test domain, including:			
3	a memory built-in self-test engine capable of executing a memory			
4	built-in self-test on the memory components.			
1	19. The integrated circuit device of claim 18, wherein the logic built-in self-test			
2	engine comprises:			
3	a logic built-in self-test state machine; and			
4.	a pattern generator capable of generating a scan pattern for use in a state of the logic			
5	built-in self-test state machine.			

The dual mode built-in self-test controller of claim 13, wherein the memory

4

5

6

2

3

4

ı

2

3

1

2

3

5

1

- 20. The integrated circuit device of claim 18, wherein the memory built-in self-test domain further comprises a memory built-in self-test signature register generated by an execution of the memory built-in self-test.
- 21. The integrated circuit device of claim 18, wherein the memory built-in self-test engine comprises:
 - a memory built-in self-test state machine; and
 - a nested memory built-in self-test engine operating the memory built-in self-test state machine.
- 22. The integrated circuit device of claim 18, wherein the memory built-in self-test engine comprises:
 - a plurality of alternative memory built-in self-test state machines; and
 - a nested memory built-in self-test engine operating a predetermined one of the memory built-in self-test state machines.
- 23. The integrated circuit device of claim 18, wherein the memory components include a static random access memory device.
- 24. The integrated circuit device of claim 18, wherein testing interface comprises a Joint Test Action Group tap controller.
- 25. A method for performing a built-in self-test on an integrated circuit device, comprising:
 - externally resetting a dual mode built-in self-test controller;
 - performing at least one of a logic built-in self-test and a memory built-in self-test from the dual mode built-in self-test controller; and obtaining the results of the performed built-in self-test.
- 26. The method of claim 25, wherein externally resetting the dual mode built-in self-test controller includes at least one of resetting a logic built-in self-test state machine in a logic built-in self-test engine and resetting a memory built-in self-test state machine in a memory built-in self-test engine.

6

9

10

1

3

4

1

2

3

2

3

6

- 27. The method of claim 25, wherein resetting the dual mode built-in self-test controller includes initializing a multiple input signature register and a pattern generator in a logic built-in self-test domain of the dual mode built-in self-test controller.
- 28. The method of claim 25, wherein performing the logic built-in self-test includes:
 - initiating a plurality of components and signals in a logic built-in self-test domain of the dual mode built-in self-test controller upon receipt of a logic built-in selftest run signal;

scanning a scan chain upon the initialization of the components and the signals;

stepping to a new scan chain; and

- repeating the previous scanning and stepping until the content of a pattern generator equals a predetermined vector count.
- 29. The method of claim 28, further comprising at least one of:
- setting a bit in the multiple input signature register indicating an error condition arose; and
- setting a bit in the multiple input signature register indicating whether the stored results are from a previous logic built-in self-test run.
- 30. The method of claim 25, wherein performing the memory built-in self-test includes:
 - initiating a plurality of components and signals in a memory built-in self-test domain of the dual mode built-in self-test controller upon receipt of at least one of a memory built-in self-test run signal and a memory built-in self-test select signal;
 - flushing the contents of a plurality of memory components to a known state after initialization of the components and the signals in the memory built-in self-test domain; and

testing the flushed memory components.

- 31. The method of claim 30, wherein performing the memory built-in self-test further includes at least one of:
 - storing the results of the memory built-in self-test in a memory built-in self-test signature register;

5 signature register; 6 7 8 32. 1 2 3 memory built-in self-test. 7 33. memory built-in self-test engine. 34. includes: test run signal; 6 7 8 9

1

2

3

5

6

			Client Docket No. P6465	
ماد	:_	tha	mamory built in salf test	

storing the results of at least one paranoid check in the memory built-in self-test signature register;

setting a bit in the memory built-in self-test signature register indicating whether the memory built-in self-test is done.

- 32. A method for testing an integrated circuit device, comprising: interfacing the integrated circuit device with a tester; externally resetting a dual mode built-in self-test controller; performing a logic built-in self-test from the dual mode built-in self-test controller; performing a memory built-in self-test from the dual mode built-in self-test controller; obtaining the results of the performed logic built-in self-test and the performed memory built-in self-test.
- 33. The method of claim 32, wherein externally resetting the dual mode built-in self-test controller includes at least one of resetting a logic built-in self-test state machine in a logic built-in self-test engine and resetting a memory built-in self-test state machine in a memory built-in self-test engine.
- 34. The method of claim 32, wherein performing the logic built-in self-test includes:

initiating a plurality of components and signals in a logic built-in self-test domain of the dual mode built-in self-test controller upon receipt of a logic built-in selftest run signal;

scanning a scan chain upon the initialization of the components and the signals; stepping to a new scan chain; and

repeating the previous scanning and stepping until the content of a pattern generator equals a predetermined vector count.

35. The method of claim 32, wherein performing the memory built-in self-test includes:

initiating a plurality of components and signals in a memory built-in self-test domain of the dual mode built-in self-test controller upon receipt of at least one of a memory built-in self-test run signal and a memory built-in self-test select signal;

10

1

2

ŀ

2



flushing the contents of a plurality of memory components to a known state after
initialization of the components and the signals in the memory built-in self-tes
domain; and
testing the flushed memory components.

- 36. The method of claim 32, wherein obtaining the results includes reading at least one of a logic built-in self-test signature and a memory built-in self-test signature.
- 37. The method of claim 32, wherein interfacing the integrated circuit device with the tester includes employing Joint Test Action Group protocols.